
[The logo is protected from the company]
Marvell Technology Group Ltd.
Marvell Technology Group Ltd. designs, develops, and markets analog, mixed-signal, digital signal processing, and embedded and standalone ARM-based microprocessor integrated circuits. It offers mobile and wireless products comprising communications processors; modem processors; Wi-Fi and other communication protocols, including Bluetooth and/or FM; mobile computing products; and connected home computing products. The company also provides a range of integrated data storage products, including... Read More
Address | Canon 22 Victoria Street Hamilton, HM 12 Bermuda |
Website | www.marvell.com/ |
Holding | No Holding Details |
View Company Page
Engineer
BS w/ 2 year of logic front-end design experience
4 year experience preferred
or MS in electrical engineering, computer science or equivalent.
Description: Must have exposure to logic design experience using Verilog, RTL simulation, STA, timing fix, lint and versioncontrol.
Srong in documentation and presentation.
Indepth understanding of processor pipeline architecture, memory sub-system, cache system. Instruction set architecture.
Must have taken computer architecture courses.
Good team work spirit and communication skill.
Willing to learn.
Description: ASIC design engineer Focus on logic implementation of algorithms, control modules and SoC integration.
Other Job Information
Vacancy type: |
Full Time | Contact Mode: |
not provided |
Fax: |
+1-441-2953328 | Contact Name: |
not provided |
Job Duration: |
not provided | Phone: |
+1-441-2966395 |
Email: |
not provided |
TalentOne Job Information
Engineering Engineering Manager
Open Jobs - Marvell Technology Group Ltd.
- Contract Firmware Engineer
- Contract Firmware Engineer
- Contract Firmware Engineer
- Embedded Software Engineer
- Embedded Software Engineer
- Embedded Software Engineer
- Embedded Software Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer
- Engineer